<span id="page-0-0"></span>









#### **Disclaimer**

This work (specification and/or software implementation) and the material contained in it, as released by AUTOSAR, is for the purpose of information only. AUTOSAR and the companies that have contributed to it shall not be liable for any use of the work.

The material contained in this work is protected by copyright and other types of intellectual property rights. The commercial exploitation of the material contained in this work requires a license to such intellectual property rights.

This work may be utilized or reproduced without any modification, in any form or by any means, for informational purposes only. For any other purpose, no part of the work may be utilized or reproduced, in any form or by any means, without permission in writing from the publisher.

The work has been developed for automotive applications only. It has neither been developed, nor tested for non-automotive applications.

The word AUTOSAR and the AUTOSAR logo are registered trademarks.



Specification of Secure Hardware Extensions AUTOSAR FO R24-11

# **Contents**













# <span id="page-5-0"></span>**1 Introduction**

This technical report represents a republication under AUTOSAR development partnership of [HIS](#page-6-3) [SHE](#page-6-4) *- Functional Specification v1.1, rev 439* specification. Errata and amendments to this specification are published in AU-TOSAR\_TR\_ListOfKnownIssuesSecureHardwareExtensions.pdf document.



# <span id="page-6-0"></span>**2 Definition of terms and acronyms**

## <span id="page-6-1"></span>**2.1 Acronyms and abbreviations**

<span id="page-6-12"></span><span id="page-6-9"></span><span id="page-6-7"></span><span id="page-6-6"></span><span id="page-6-5"></span><span id="page-6-4"></span><span id="page-6-3"></span>

## <span id="page-6-13"></span><span id="page-6-11"></span><span id="page-6-10"></span><span id="page-6-8"></span><span id="page-6-2"></span>**2.2 Definition of terms**





# <span id="page-7-0"></span>**3 Related Documentation**

## <span id="page-7-1"></span>**3.1 Input documents & related standards and norms**

- <span id="page-7-2"></span>[1] NIST: Announcing the Advanced Encryption Standard (AES) <http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf>
- <span id="page-7-3"></span>[2] NIST Special Publication 800-38A: Recommendation for Block Cipher Modes of Operation: Methods and Techniques <http://csrc.nist.gov/publications/nistpubs/800-38a/sp800-38a.pdf>
- <span id="page-7-4"></span>[3] NIST Special Publication 800-38B: Recommendation for Block Cipher Modes of Operation: The CMAC Mode for Authentication [http://csrc.nist.gov/publications/nistpubs/800-38B/SP\\\_800-38B.pdf](http://csrc.nist.gov/publications/nistpubs/800-38B/SP_800-38B.pdf)
- <span id="page-7-5"></span>[4] NIST: Updated CMAC Examples [http://csrc.nist.gov/publications/nistpubs/800-38B/Updated\\\_CMAC\\\_Exam](http://csrc.nist.gov/publications/nistpubs/800-38B/Updated_CMAC_Examples.pdf)[ples.pdf](http://csrc.nist.gov/publications/nistpubs/800-38B/Updated_CMAC_Examples.pdf)
- <span id="page-7-6"></span>[5] Handbook of Applied Cryptography <http://www.cacr.math.uwaterloo.ca/hac/>
- <span id="page-7-7"></span>[6] Recommendation for Key Derivation Using Pseudorandom Functions (Revised) <https://nvlpubs.nist.gov/nistpubs/Legacy/SP/nistspecialpublication800-108.pdf>
- <span id="page-7-8"></span>[7] BSI: A proposal for: Functionality classes and evaluation methodology for true (physical)random number generators, Version 3.1 <http://www.bsi.bund.de/zertifiz/zert/interpr/trngk31e.pdf>
- <span id="page-7-9"></span>[8] BSI: Application Notes and Interpretation of the Scheme (AIS) <http://www.bsi.bund.de/zertifiz/zert/interpr/ais20e.pdf>
- <span id="page-7-10"></span>[9] Trusted Computing Group <https://www.trustedcomputinggroup.org/>



# <span id="page-8-0"></span>**4 Functional specification**

## <span id="page-8-1"></span>**4.1 Introduction**

The Secure Hardware Extension ([SHE](#page-6-4)) is an on-chip extension to any given microcontroller. It is intended to move the control over cryptographic keys from the software domain into the hardware domain and therefore protect those keys from software at-tacks. However, it is not meant to replace highly secure solutions like [TPM](#page-6-5) chips or smart cards, i.e. no tamper resistance is required by the specification.

The main goals for the design at hand are

- Protect cryptographic keys from software attacks
- Provide an authentic software environment
- Let the security only depend on the strength of the underlying algorithm and the confidentiality of the keys
- Allow for distributed key ownerships
- Keep the flexibility high and the costs low

Basically [SHE](#page-6-4) consists of three building blocks, a storage area to keep the cryptographic keys and additional corresponding information, a implementation of a block cipher  $(AES)$  $(AES)$  $(AES)$  and a control logic connecting the parts to the CPU of the microcontroller, see [Figure](#page-9-1) [4.1](#page-9-1) for a simplified block diagram. [SHE](#page-6-4) can be implemented in several ways, e.g. a finite state machine or a small, dedicated CPU core.





<span id="page-9-1"></span>**Figure 4.1: Simplified logical structure of SHE**

This document is intended to provide a detailed description of the technical realization of SHE which will be complemented by a reference implementation. This document does not contain the motivation for every single requirement and neither does it contain concepts how to use [SHE](#page-6-4) in certain applications.

Beware that **[SHE](#page-6-4)** will not solve all security flaws by simply adding it to a microcontroller. It has to be supported by the application software and processes.

### <span id="page-9-0"></span>**4.1.1 Conventions**

In the following chapters several paragraphs are printed italic. These paragraphs are not meant as a hard requirement but to provide additional explanation of the underlying mechanisms.

Throughout the whole document the term "CPU" denotes the actual microprocessor while "microcontroller" is used to describe the hardware complete chip, i.e. a CPU and all included peripherals. The term "control logic" refers to the system (e.g. a finite state machine or a small microprocessor) controlling the algorithms and memories inside of [SHE](#page-6-4).

Cryptographic operations are written as

```
OUTPUT = OPERATION<sub>MODE, KEY [, IV]</sub> (INPUT [, INPUT2, ...])
```


Additionally the following symbols are used to describe the operations:

⊕ bitwise exclusive or |concatenation of two values

Whenever interfaces to the CPU are described the internal memory slots of SHE, which are not exposed to the CPU, are identified by their address. An actual key is generally written as  $KEY_{KEY-NAME}$  while the identifier of the key is written as  $ID_{KEY-NAME}$ .

All values are given in the form MSB...LSB, i.e. the most significant bit/byte is on the left.

Bit sequences given in the form

"0...0" $128$ 

shall mean a string of bits with the value '0' and length of 128.



## <span id="page-11-0"></span>**4.2 Basic Requirements**

[SHE](#page-6-4) has to be realized as an on-chip peripheral of the microcontroller. [SHE](#page-6-4) must not have any other connections except those explicitly specified within this document. If additional resources have to be included to assure proper function during the fabrication of the chip, all ports have to be physically and permanently deactivated if accessible on external pins.

[SHE](#page-6-4) can be connected to the CPU in several ways, e.g. through a dedicated interface or an internal peripheral bus. The interconnection must be implemented in a way that no other peripheral or an external entity can modify the data transferred between the CPU and [SHE](#page-6-4).

[SHE](#page-6-4) does not need to be fabricated in a special process to increase security nor need any actions to be taken to strengthen the system against physical attacks, e.g. etching the chip casing open, differential power analysis, glitching attacks.

*Note: No sophisticated secure hardware mechanisms are required to meet the specification of SHE. However, a manufacturer may of course strengthen the design to provide a higher security level for higher security requirements*.

[SHE](#page-6-4) needs to be notified by a status signal whenever internal or external debuggers for debugging software and hardware are attached and active. Examples for debuggers are JTAG, BDM etc.

This document does only describe the technical parts of [SHE](#page-6-4). Processes and environmental conditions, e.g. for inserting keys, are not subject of this specification.



## <span id="page-12-0"></span>**4.3 Algorithms**

All cryptographic operations of  $SHE$  are processed by an  $AES-128$  $AES-128$  [\[1\]](#page-7-2). The latency of the [AES](#page-6-6) must remain <2us per encryption/decryption of a single block, including the key schedule.

Additionally, the performance of the  $AES$  must be high enough to allow for a secure boot (see Chapter [4.10](#page-48-0) for details) of 5% of the flash memory, but 32kByte at minimum and 128kByte at maximum, of the microcontroller in <10ms.

In case the flash memory is slower than requested, the flash memory must be the limiting factor for the secure boot and the limit has to be stated in the datasheet.

### <span id="page-12-1"></span>**4.3.1 Encryption/decryption**

For encryption and decryption of data, [SHE](#page-6-4) has to support the electronic cipher book mode (ECB) for processing single blocks of data and the cipher block chaining mode (CBC) for processing larger amounts of data, see [\[2\]](#page-7-3) for details.

The latency for both modes may not exceed the value given in the beginning of [Section](#page-12-0) [4.3](#page-12-0)

[SHE](#page-6-4) can only process multiples of the block length of the [AES](#page-6-6), i.e. all necessary padding has to be done by an application.

The input, output and key input as well as any intermediate results may not be directly accessible by the CPU but access must be granted depending on the policies by the controller logic of [SHE](#page-6-4).

### <span id="page-12-2"></span>**4.3.2 MAC generation/verification**

The [MAC](#page-6-7) generation and verification has to be implemented as a [CMAC](#page-6-8) using the [AES](#page-6-6)-128 as specified by [\[3\]](#page-7-4). See [\[4\]](#page-7-5) for updated examples.

### <span id="page-12-3"></span>**4.3.3 Compression function**

The Miyaguchi-Preneel construction (see [\[5\]](#page-7-6) Algorithm 9.43) with the [AES](#page-6-6) as block cipher is used as compression function within [SHE](#page-6-4). Messages have to be preprocessed before feeding them to the compression algorithm, i.e. they have to be padded and parsed into 128 bit chunks.

Padding is done by appending one '1' bit to the message M of bit-length  $l$ , followed by k '0' bits, where k is the smallest, non-negative solution to the equation  $l + 1 + k \equiv$ 88 mod 128. Finally append a 40 bit block that is equal to the number  $l$  expressed using an unsigned binary representation.



Before feeding the padded message to the compression function, it has to be parsed into n 128 bit chunks  $x_1, x_2, ..., x_n$ . The value  $OUT_0$  is called initialization vector (IV).

$$
\texttt{AES-MP}(x_i): \textbf{OUT}_i = \textbf{ENC}_{\textbf{ECB}, \textbf{OUT}_{i-1}}(x_i) \oplus x_i \oplus \textbf{OUT}_{i-1}; \ i > 0; \ \textbf{OUT}_0 = 0;
$$



**Figure 4.2: Miyaguchi-Preneel one-way compression function**

#### <span id="page-13-0"></span>**4.3.3.1 Key derivations**

Keys are derived using the Miyaguchi-Preneel compression algorithm based on [\[6\]](#page-7-7). Derived keys are calculated by compressing the correctly preprocessed concatenation of a secret  $K$  and a constant  $C'$  with

 $C' = 0x01$  | counter | "SHE" |  $0x00$ 

Note that the constants  $\circ$  given in [Section](#page-57-0) [4.12](#page-57-0) have already been padded according to [Section](#page-12-3) [4.3.3.](#page-12-3)

```
KDF(K, C): AES-MP(K | C)
```


## <span id="page-14-0"></span>**4.4 Data storage**

[SHE](#page-6-4) needs memory to store keys and [MAC](#page-6-7)s. A non-volatile memory is required to store information that needs to be available after power cycles and resets of the microcontroller. A volatile memory is required to store temporary information. The volatile memory may loose its contents on reset or power cycles.

The memory of [SHE](#page-6-4) should only be accessible by the SHE control logic. The CPU or any other peripherals, including debugging and testing facilities being available without opening the chip package, should not be able to access the memory.

If data from and to the non-volatile memory of [SHE](#page-6-4) has to be transferred over a bus shared with other peripherals and it could not be guaranteed that these data will not be read or modified by any other instance, the following precautions have to be taken transparently to all functionality of [SHE](#page-6-4):

- An additional, individual key has to be stored inside of [SHE](#page-6-4). The key has to meet the same requirements as SECRET\_KEY described in Chapter [4.4.4.1](#page-20-3)
- All data has to be encrypted with the [AES](#page-6-6) in [ECB](#page-6-9) mode using the key described above before being put on the bus or decrypted respectively upon reading
- Write access to the memory must only be possible by [SHE](#page-6-4), write access to the connection between [SHE](#page-6-4) and its memory must be prevented for other peripherals during read/write access by [SHE](#page-6-4)

The memory must be readable and writeable independently by [SHE](#page-6-4) while the CPU operates on other public/non-public memory blocks of the microcontroller, i.e., time sharing of memory interfaces is allowed but blocking the CPU for a complete [SHE](#page-6-4) operation is not allowed.

The persistent memory of [SHE](#page-6-4) is separated into logical blocks called memory slots. Each has a width of 128 bits plus up to five security bits (see Chapter [4.4.1.1](#page-16-0) to Chapter [4.4.1.5](#page-17-1) and a saturating, unsigned counter with  $2^{28}$  states.. The segments must be writable/erasable separately, i.e. when changing a memory slot the other memory slots may not be affected. See [Table](#page-0-0) [4.3](#page-0-0) in Chapter [4.14](#page-63-0) for an overview of which information has to be stored with every key. The information does not necessarily have to be physically stored in this order.

### *Note: The slot is separated into the actual key, the protection bits and a counter being used to protect the memory slot against replay attacks during update.*

Precautions have to be taken to keep the current value of a non-volatile memory slot if a write operation fails due to interruption, e.g. power loss. A write operation must be treated as an atomic operation, in any case the memory must contain either the old value or the new value but no corrupted areas.

The write operation may not be interrupted either.

The initial value of all non-volatile memory slots has to be given in the data sheet and it is referred to as "empty" in the following.



*Note: The functions of* [SHE](#page-6-4) *rely on a detection of empty memory cells. If the underlying technology does not distinguish between erased cells and cells written with the same logical value, the implementation has to introduce another status bit for every memory slot to allow for the detection. The additional status bit has to be handled transparently to the user.*

*Note: The initial value of the memory slots has to be used in conjunction with the memory update protocol described in Chapter* [4.9](#page-43-0) *to initialize* [SHE](#page-6-4)*.*

The value of the counter for every non-volatile memory slot has to be 0 after production.

At least 100 successful write-cycles to the non-volatile memory must be guaranteed per memory slot by the implementation, more write cycles must be possible.

Table4.4 gives a matrix to show which memory slot is used by which function while [Table](#page-0-0) [4.5](#page-0-0) shows which keys can serve as a secret to update another key. [Figure](#page-15-1) [4.3](#page-15-1) gives an overview of all keys implemented in [SHE](#page-6-4).



<span id="page-15-1"></span>**Figure 4.3: Detailed logical structure of SHE**

### <span id="page-15-0"></span>**4.4.1 Security flags for memory slots**

When flags are transmitted in protocols the value "0" shall mean the flag is not set and "1" shall mean the flag is set. See [Table](#page-0-0) [4.3](#page-0-0) for details which key is protected by which security bits.



### <span id="page-16-0"></span>**4.4.1.1 Write-protection of memory slots**

Non-volatile keys, see Chapter [4.4.2,](#page-17-3) can be write-protected, i.e. it is not possible to change the key anymore, even if the corresponding secret is known.

The write-protection must be irreversible.

The write-protection is stored in a non-volatile memory only accessible by [SHE](#page-6-4) and evaluated by the state machine controlling [SHE](#page-6-4) upon write access.

Whenever the flag is transmitted in a protocol and it is not applicable to that particular key, it has to be transmitted as "0" and ignored by [SHE](#page-6-4).

The flag must not be set for any key after production.

### <span id="page-16-1"></span>**4.4.1.2 Disabling keys on boot failure**

Non-volatile keys, see Chapter [4.4.2,](#page-17-3) can be disabled separately when the secure boot mechanism (see Chapter [4.10\)](#page-48-0) detects a manipulation of the software or the secure boot process is bypassed by other boot mechanisms, e.g., by boot strapping over external interfaces. The memory slots may only be reactivated on next successful boot.

Disabling a key shall mean that [SHE](#page-6-4) refuses to use the memory slot in any operation except those explicitly stated.

The status of this protection is stored in a non-volatile memory area only accessible by [SHE](#page-6-4) and evaluated by the state machine controlling SHE upon read and write access.

Whenever the flag is transmitted in a protocol and it is not applicable to that particular key, it has to be transmitted as "0" and ignored by [SHE](#page-6-4).

The flag must not be set for any key after production.

### <span id="page-16-2"></span>**4.4.1.3 Disabling keys on debugger activation**

Non-volatile keys, see Chapter [4.4.2,](#page-17-3) can be disabled separately when a debugger is attached (e.g., JTAG, BDM) or any other mechanism is activated to boot without measuring the boot process by [SHE](#page-6-4) while secure booting is activated, e.g. bootstrap over external interfaces. The memory slots may only be reactivated after a reset.

Disabling a key shall mean that **[SHE](#page-6-4)** refuses to use the memory slot in any operation except those explicitly stated.

The status of the debugging protection is stored in a non-volatile memory area only accessible by [SHE](#page-6-4) and evaluated by the state machine controlling SHE upon read and write access.

Whenever the flag is transmitted in a protocol and it is not applicable to that particular key, it has to be transmitted as "0" and ignored by [SHE](#page-6-4).



The flag must not be set for any key after production.

### <span id="page-17-0"></span>**4.4.1.4 Disable wildcard usage for key updates**

The flag determines if a key may be updated without supplying a valid UID, i.e. by supplying a special wildcard. For details on updating keys see Chapter [4.9](#page-43-0) for details on the UID see Chapter [4.4.4.2.](#page-21-0)

If the flag is set, wildcards are not allowed.

The flag must not be set for any key after production.

### <span id="page-17-1"></span>**4.4.1.5 Key usage determination**

The flag determines if a key can be used for encryption/decryption or for [MAC](#page-6-7) generation/verification.

If the flag is set, the key is used for  $MAC$  generation/verification.

The flag has only to be implemented for the keys KEY  $\langle n \rangle$ , see Chapter [4.4.2.4.](#page-19-0)

Whenever the flag is transmitted in a protocol and it is not applicable to that particular key, it has to be transmitted as "0" and ignored by [SHE](#page-6-4).

### <span id="page-17-2"></span>**4.4.1.6 Plain key flag**

The flag has only to be implemented for RAM KEY, see Chapter [4.4.3.1.](#page-19-3) The flag has to be set by [SHE](#page-6-4) whenever a key is loaded into  $K E Y_{RAM-KEY}$  in plaintext. The flag is evaluated before exporting a RAM KEY. The flag has to be reset whenever a key is loaded by the secure protocol, see Chapter [4.9.](#page-43-0)

### <span id="page-17-3"></span>**4.4.2 Non-volatile memory slots**

The keys and the corresponding policies are described in detail within the following sections.

Non-volatile memory slots must implement a mechanism to detect empty memory slots, i.e. memory slots that have not been populated with a key after erasing or after production. Empty memory slots may not be used by any function but for inserting a key via the key update protocol described in Chapter [4.9.](#page-43-0)



### <span id="page-18-0"></span>**4.4.2.1 MASTER\_ECU\_KEY**

*Note: The MASTER\_ECU\_KEY is intended to be populated by the "owner" of the component using* [SHE](#page-6-4) *and it can be used to reset* [SHE](#page-6-4) *or change any of the other keys.*

The MASTER ECU KEY is only used for updating other memory slots inside of [SHE](#page-6-4), see Chapter [4.9](#page-43-0) for details on updating memory slots.

A new MASTER\_ECU\_KEY can be written with the knowledge of the current MAS-TER\_ECU\_KEY and is protected by the common lock mechanisms described in Chapter [4.4.1.1,](#page-16-0) Chapter [4.4.1.2,](#page-16-1) Chapter [4.4.1.3](#page-16-2) and Chapter [4.4.1.4.](#page-17-0)

The MASTER ECU KEY must be empty after production.

### <span id="page-18-1"></span>**4.4.2.2 BOOT\_MAC\_KEY**

The BOOT MAC KEY is used by the secure booting mechanism to verify the authenticity of the software.

The BOOT [MAC](#page-6-7) KEY may also be used to verify a MAC.

See Chapter [4.10](#page-48-0) for details on the secure booting.

The BOOT\_MAC\_KEY can be written with the knowledge of the MASTER\_ECU\_KEY or BOOT\_MAC\_KEY and is protected by the common lock mechanisms described in Chapter [4.4.1.1,](#page-16-0) Chapter [4.4.1.2,](#page-16-1) Chapter [4.4.1.3](#page-16-2) and Chapter [4.4.1.4.](#page-17-0)

*Note: When changing the BOOT\_MAC\_KEY the BOOT\_MAC usually should be changed, too, except when first activating secure booting for autonomous* [MAC](#page-6-7) *learning, see Chapter* [4.10.3.](#page-51-0)

The BOOT MAC KEY must be empty after production.

### <span id="page-18-2"></span>**4.4.2.3 BOOT\_MAC**

*Note: The BOOT\_MAC is required for the secure boot mechanism and is therefore stored inside of* [SHE](#page-6-4)*. It is not considered to be a secret information, however, it is treated like any other key inside of* [SHE](#page-6-4) *for the ease of use.*

The BOOT [MAC](#page-6-7) is used to store the MAC of the Bootloader of the secure booting mechanism and may only be accessible to the booting mechanism of [SHE](#page-6-4).

See Chapter [4.10](#page-48-0) for details on the secure booting.

The BOOT MAC can be written with the knowledge of the MASTER ECU KEY or BOOT MAC KEY and is protected by the common lock mechanisms described in Chapter [4.4.1.1,](#page-16-0) Chapter [4.4.1.2,](#page-16-1) Chapter [4.4.1.3](#page-16-2) and Chapter [4.4.1.4.](#page-17-0)

The BOOT MAC must be empty after production.



### <span id="page-19-0"></span>**4.4.2.4 KEY\_<n>**

*Note: The KEY\_<n> are actually intended to be used to process bulk data in any given application.*

KEY  $\leq n$  can be used for arbitrary functions. n is a number 3..10, i.e. [SHE](#page-6-4) must at least implement three and at maximum ten keys for arbitrary use.

The usage of the keys has to be selected between encryption/decryption or [MAC](#page-6-7) generation/verification on programming time by setting the key usage flag accordingly, see Chapter [4.4.1.5.](#page-17-1)

KEY <n> can be written with the knowledge of the MASTER\_ECU\_KEY or the current KEY <n> and is protected by the common lock mechanisms described in Chapter [4.4.1.1,](#page-16-0) Chapter [4.4.1.2,](#page-16-1) Chapter [4.4.1.3](#page-16-2) and Chapter [4.4.1.4.](#page-17-0)

The KEY <n> must be empty after production.

### <span id="page-19-1"></span>**4.4.2.5 PRNG\_SEED**

PRNG SEED is used to store the seed for pseudo random number generator as de-scribed in Chapter [4.5.1.1.](#page-23-2) If the random number generator is implemented as de-scribed in Chapter [4.5.1.2](#page-24-0) the memory slot is not required.

PRNG SEED may only be accessed by CMD\_INIT\_RNG as described in Chapter [4.5.1.1.](#page-23-2)

PRNG SEED must be initialized during fabrication of the chip. Its value must be generated by a certified physical random number generator, e.g. a High Security Module (HSM), and should meet at least the requirements of class P2 from [\[7\]](#page-7-8).

*Note: PRNG\_SEED needs to be recalculated (see Chapter* [4.5.1.1](#page-23-2) *) before random numbers can be requested, i.e. in worst-case scenarios it is written on every power cycle/reset.*

### <span id="page-19-2"></span>**4.4.3 Volatile memory slots**

The volatile memory slots should be cleared to "0" on reset or power-on-cycles.

The volatile memory slots are not protected by the lock mechanisms specified in Chapter [4.4.1.1,](#page-16-0) Chapter [4.4.1.2](#page-16-1) and Chapter [4.4.1.3](#page-16-2)

### <span id="page-19-3"></span>**4.4.3.1 RAM\_KEY**

The RAM KEY can be used for arbitrary operations.

The RAM\_KEY can be written with the knowledge of the KEY\_<n> or in plain text.



The RAM\_KEY can be exported if it was loaded as plaintext, see CMD EXPORT RAM KEY in Chapter [4.7.9.](#page-34-0) A key loaded by the secure protocol may not be exported. The origin of the key has to be stored in a flag, see Chapter [4.4.1.6.](#page-17-2)

*Note: Since the keys loaded into RAM\_KEY are stored externally they are not under full control of* **[SHE](#page-6-4)***, hence they are vulnerable to several attacks, e.g. replay attacks and denial of service attacks. It is strongly advised to consider this fact when designing applications.*

### <span id="page-20-0"></span>**4.4.3.2 PRNG\_KEY**

The PRNG KEY is not directly accessible by any user function but is used by the pseudo random number generator. See Chapter [4.5](#page-23-0) for details on usage and data population.

The PRNG KEY may also be implemented in non-volatile memory. In this case the key has to be generated, populated and protected by the same means as SECRET\_KEY (see Chapter [4.4.4.1\)](#page-20-3).

### <span id="page-20-1"></span>**4.4.3.3 PRNG\_STATE**

This memory slot holds the state of the pseudo random number generator.

The PRNG STATE is not directly accessible by any user function but is used by the pseudo random number generator. See Chapter [4.5](#page-23-0) for details on usage and data population.

### <span id="page-20-2"></span>**4.4.4 Read-Only memory slots**

Two memory slots are defined read-only during the life-cycle of the controller. Readonly shall mean that they are at least protected by the controller logic, i.e. they may be writable during production but not after leaving the fabrication.

### <span id="page-20-3"></span>**4.4.4.1 SECRET\_KEY**

[SHE](#page-6-4) must contain a unique secret key SECRET KEY that shall not only be derived from the serial number or any other publicly available information.

The SECRET KEY has to be inserted during chip fabrication by the semiconductor manufacturer and should not be stored outside of [SHE](#page-6-4).



The SECRET KEY must at least meet the requirements of class P2 from [\[7\]](#page-7-8). It can be generated by a certified physical random number generator, e.g. a Hardware Security Module (HSM).

The SECRET KEY may only be used to import/export keys.

### <span id="page-21-0"></span>**4.4.4.2 Unique identification item UID**

[SHE](#page-6-4) or the microcontroller must contain a unique identification item, i.e. a serial number, of at most 120 bits. The identification item must be directly accessible by the controller logic of [SHE](#page-6-4).

*Note: The UID is specified to 120 bit because it is always used in conjunction with two key ids or the status register to form a 128 bit block.*

If the identification item is smaller than 120 bits it has to be padded with zero bits on the MSB side before feeding it into [SHE](#page-6-4).

The UID has to be inserted during chip fabrication by the semiconductor manufacturer.

The UID may not be 0, i.e. at least one bit has to be set. The UID with the value 0 is reserved as a wildcard UID for updating keys.

*Note: The UID does not have to follow a special format, i.e. already inserted serial numbers can be reused. It should at least be unique for all chips of a certain manufacturer.*

The UID may be exported through additional ports from SHE to be used with other components on the microcontroller. It must not be possible to affect the operation or status of **[SHE](#page-6-4)** through this port.

### <span id="page-21-1"></span>**4.4.5 Identification of memory slots**

All memory slots being accessible by user-functions must be addressable by a four-bit value. The internal, physical addressing may differ. [Table](#page-0-0) [4.1](#page-0-0) shows the address of every key.



<b>Key name</b>	<b>Address</b> (hexadecimal)	<b>Memory area</b>
SECRET_KEY	0x0	<b>ROM</b>
MASTER ECU KEY	0x1	
BOOT_MAC_KEY	0x2	non-volatile
<b>BOOT MAC</b>	0x3	
KEY <sub>_1</sub>	0x4	
KEY <sub>2</sub>	0x5	
KEY <sub>3</sub>	0x6	
KEY 4	0x7	
KEY_5	0x8	
KEY <sub>6</sub>	0x9	
KEY_7	0xa	
KEY <sub>8</sub>	0xb	
KEY <sub>9</sub>	0xc	
<b>KEY 10</b>	0xd	
RAM KEY	0xe	volatile

**Table 4.1: Key addresses**



## <span id="page-23-0"></span>**4.5 Random number generation**

[SHE](#page-6-4) must include pseudo random number generator. The seed can be generated in two ways as described in Chapter [4.5.1](#page-23-1)

*Note: Only one of the two described methods has to be implemented*

The random numbers may not be generated directly by a true random number generator.

*Note: A "P1 medium" [\[7\]](#page-7-8) true random number generator (TRNG) may not be directly used for the purposes of* [SHE](#page-6-4) *due to cryptographic reasons. Even smart cards or other advanced security solutions which possess high-quality physical sources of randomness usually rely at least on a compression of the* [TRNG](#page-6-10) *output.*

*Note: The pseudo random number generator is designed to provide random numbers at constant quality for generating challenges for authentication at rates only limited by the performance of the underlying algorithm (*[AES](#page-6-6)*)*.

### <span id="page-23-1"></span>**4.5.1 Seed generation**

The seed for the pseudo random number generator can be generated in two different ways. Either by implementing another pseudo random number generator as described in Chapter [4.5.1.1](#page-23-2) or by compressing the output of a true random number generator as described in Chapter [4.5.1.2.](#page-24-0)

### <span id="page-23-2"></span>**4.5.1.1 Seed generation through a pseudo random number generator (PRNG)**

The seed is a non-volatile 128 bit value used as the input to the random number generator.

The seed is updated by invoking the command CMD\_INIT\_RNG, see Chapter [4.7.10](#page-35-0)

To update the seed, a key is derived with PRNG\_SEED\_KEY\_C from SECRET\_KEY (see Chapter [4.12](#page-57-0) for the values of the single constants). The derived key is used to encrypt PRNG SEED. The output has to be stored to PRNG SEED first and must only be transferred to PRNG\_STATE after completing the write transaction to PRNG SEED.

PRNG\_SEED\_KEY = KDF(SECRET\_KEY, PRNG\_SEED\_KEY\_C)  $PRNG\_SEED_i = ENC_{ECB, PRNG, SEED~KEY}(PRNG\_SEED_{i-1})$ 

If PRNG KEY is implemented as a volatile memory slot, a key for running the PRNG has to be derived from SECRET\_KEY and PRNG\_KEY\_C (see Chapter [4.12](#page-57-0) for the values of the single constants).

PRNG\_KEY = KDF(SECRET\_KEY, PRNG\_KEY\_C)



### <span id="page-24-0"></span>**4.5.1.2 Seed generation trough a true random number generator (TRNG)**

The [TRNG](#page-6-10) must at least fulfill the requirement "P1 medium" as described in [\[7\]](#page-7-8) in all operating conditions according to the rating of the chip.

The seed is a 128 bit value used as the input to the random number generator. After generation it has to be stored as PRNG\_STATE.

The seed is generated by invoking the command CMD INIT RNG, see Chapter [4.7.10.](#page-35-0)

The entropy of the seed needs to be at least 80 bits, i.e. if the level of entropy delivered by the TRNG is lower, enough entropy has to be collected and compressed. The semiconductor manufacturer has to provide evidence of reaching this entropy level upon request or in the data sheet.

The compression function has to be called at least once to generate the seed.

To compress the output of the [TRNG](#page-6-10) into the seed the Miyaguchi-Preneel compression function can be used as defined in Chapter [4.3.3](#page-12-3)

If PRNG KEY (see Chapter  $4.4.3.2$ ) is implemented as a volatile memory slot, a key for running the PRNG has to be derived according to Chapter [4.5.1.1.](#page-23-2)

#### <span id="page-24-1"></span>**4.5.2 Random generation**

The random number generator must not output any random values before the seed is updated as described above.

To generate a new random value according to E.4  $[8]$ , the content of PRNG STATE is encrypted with PRNG KEY. The output of the encryption is used as the input for the next random generation (encryption), i.e. it replaces PRNG\_STATE, and is also output to the user, see [Figure](#page-25-1) [4.4](#page-25-1) for details on the workflow:

```
PRNG\_STATE_i = ENC_{ECB, PRNG\_KEY}(PRNG_STATE<sub>i-1</sub>)
RND = PRNG_STATE_i
```
That is, the implementation of **[PRNG](#page-6-11)** must fulfill K3 with strength of mechanisms "high" according to [\[8\]](#page-7-9).





<span id="page-25-1"></span>**Figure 4.4: Random number generation**

### <span id="page-25-0"></span>**4.5.3 Extending the seed**

The seed and the current PRNG\_STATE can be extended by any user by calling the function CMD\_EXTEND\_SEED and supplying 128 bit of entropy. The seed and the state are extended by compressing the concatenation of the old seed/state and the entropy input with the Miyaguchi-Preneel compression function described above. The input to the compression function has to be preprocessed according to Chapter [4.3.3.](#page-12-3) Since the compression is a fixed length operation for  $2x128$  bit = 256 bit the padding becomes a constant operation. The padding is given as constant PRNG\_EXTENSION\_C in Chapter [4.12.](#page-57-0)



PRNG\_STATE = AES-MP(PRNG\_STATE | ENTROPY) PRNG\_SEED = AES-MP(PRNG\_SEED | ENTROPY)



## <span id="page-27-0"></span>**4.6 Status Register**

A status register can be read by the CPU to check the internal state of [SHE](#page-6-4). The status register has a total width of 8 bits. If a bit is set its value is '1', if it is cleared its value is  $'0'$ .





## <span id="page-28-0"></span>**4.7 User-accessible Functions**

[SHE](#page-6-4) provides several functions to the CPU. In general, only a single function can be executed at a given time. Only the commands CMD\_GET\_STATUS (Chapter [4.7.16\)](#page-38-0) and CMD CANCEL (Chapter [4.7.18\)](#page-39-0) may be called while another function is processed.

In the following subchapters all available functions are listed together with the necessary parameters, the direction of the parameters and the width of the single parameters in bits.

The function interface has to be asynchronous, i.e. all functions have to be nonblocking for the CPU and therefore return immediately.

Despite of returning data, every function must be able to return an error code to communicate the status of the processing to the calling application, see Chapter [4.8](#page-41-0) for details on error codes.

If a function returns an error code the output data has to be set to '0'.

*Note: If output has been generated and transmitted, e.g., on* [CBC](#page-6-12) *operations or via DMA transfer, this output does not have to be deleted but the output of the round containing an error has to be '0'. Especially the* [CMAC](#page-6-8) *functions may not output anything on errors.*

If not stated differently, all functions can only process complete blocks of data, i.e. 128 bits of data, or multiples of the block size.

*Note: The functions are described on a high level and should be segmented into several sub functions to comply with the requirements above. Handling of data can also be implemented in a more sophisticated way, e.g. DMA transfers for processing larger blocks of data.*

*Note: Implementation of a DMA interface is strongly suggested if supported by the CPU. This will allow for a larger set of supported use-cases and more efficient software design.*

An interrupt may optionally be implemented to provide information about the status of the commands, e.g. send an interrupt when the execution of a command is finished.



## <span id="page-29-0"></span>**4.7.1 Encryption: CMD\_ENC\_ECB**



## <span id="page-29-1"></span>**4.7.2 Encryption: CMD\_ENC\_CBC**



### <span id="page-29-2"></span>**4.7.3 Decryption: CMD\_DEC\_ECB**







## <span id="page-30-0"></span>**4.7.4 Decryption: CMD\_DEC\_CBC**



## <span id="page-30-1"></span>**4.7.5 MAC generation: CMD\_GENERATE\_MAC**

<b>Parameter</b>	<b>Direction</b>	<b>Width</b>						
KEY_ID	IN 4							
MESSAGE_LENGTH	ΙN	64						
MESSAGE	ΤN	$* 128$ n						
MAC	128 OUT							
The function generates a MAC of a given MESSAGE with the help of a key identified by KEY ID. See Table 4.4 for an overview of the allowed keys for the operation. The function has to discard the calculated $_{MAC}$ and return an error if the provided message has another length than stated in MESSAGE_LENGTH (bitlength of the message).								
All padding is done by SHE according to the length provided by MESSAGE LENGTH.								
$n = \text{CEIL}^1(\text{MESSAGE LENGTH} / 128)$								
(MESSAGE, MESSAGE_LENGTH) MAC = CMACKEY KEY ID								

<span id="page-30-2"></span><sup>&</sup>lt;sup>1</sup>Let CEIL be the ceiling function such that  $CEIL(x) = min \{ n \in \aleph_1 | n \ge x \}$ ,  $\aleph_1 = \{1, 2, 3, ...\}$ 



Specification of Secure Hardware Extensions AUTOSAR FO R24-11



**Parameter Direction Width** Error codes: ERC\_NO\_ERROR, ERC\_SEQUENCE\_ERROR, ERC\_KEY\_NOT\_AVAILABLE, ERC\_KEY\_INVALID, ERC\_KEY\_EMPTY, ERC\_MEMORY\_FAILURE, ERC\_BUSY, ERC\_GENERAL\_ERROR



## <span id="page-32-0"></span>**4.7.6 MAC verification: CMD\_VERIFY\_MAC**



<span id="page-32-1"></span><sup>&</sup>lt;sup>2</sup>Let CEIL be the ceiling function such that  $CEIL(x) = min \{ n \in \aleph_1 | n \ge x \}$ ,  $\aleph_1 = \{1, 2, 3, ...\}$ 



## <span id="page-33-0"></span>**4.7.7 Secure key update: CMD\_LOAD\_KEY**



### <span id="page-33-1"></span>**4.7.8 Plain key update: CMD\_LOAD\_PLAIN\_KEY**





## <span id="page-34-0"></span>**4.7.9 Export key: CMD\_EXPORT\_RAM\_KEY**





## <span id="page-35-0"></span>**4.7.10 Initialize random number generator: CMD\_INIT\_RNG**



## <span id="page-35-1"></span>**4.7.11 Extend the PRNG seed: CMD\_EXTEND\_SEED**





### <span id="page-36-0"></span>**4.7.12 Generate random number: CMD\_RND**



## <span id="page-36-1"></span>**4.7.13 Bootloader verification (secure booting): CMD\_SECURE\_BOOT**





## <span id="page-37-0"></span>**4.7.14 Impose sanctions during invalid boot: CMD\_BOOT\_FAILURE**



## <span id="page-37-1"></span>**4.7.15 Finish boot verification: CMD\_BOOT\_OK**





## <span id="page-38-0"></span>**4.7.16 Read status of SHE: CMD\_GET\_STATUS**



## <span id="page-38-1"></span>**4.7.17 Get identity: CMD\_GET\_ID**





## <span id="page-39-0"></span>**4.7.18 Cancel function: CMD\_CANCEL**





## <span id="page-40-0"></span>**4.7.19 Debugger activation: CMD\_DEBUG**





## <span id="page-41-0"></span>**4.8 Error Codes**

The [SHE](#page-6-4) coprocessor will provide error codes after calling a command. The following error codes are defined and should be handled appropriately by the calling application. [Table](#page-0-0) [4.6](#page-0-0) shows which error codes may occur with the single functions of [SHE](#page-6-4).

### <span id="page-41-1"></span>**4.8.1 ERC\_NO\_ERROR**

No error has occurred and the command will be executed.

### <span id="page-41-2"></span>**4.8.2 ERC\_SEQUENCE\_ERROR**

This error code is returned by **[SHE](#page-6-4)** whenever the sequence of commands or subcommands is out of sequence, e.g. when a function is called while another function is still running.

### <span id="page-41-3"></span>**4.8.3 ERC\_KEY\_NOT\_AVAILABLE**

This error code is returned if a key is locked due to failed boot measurement or an active debugger.

### <span id="page-41-4"></span>**4.8.4 ERC\_KEY\_INVALID**

This error code is returned by **[SHE](#page-6-4)** whenever a function is called to perform an operation with a key that is not allowed for the given operation.

### <span id="page-41-5"></span>**4.8.5 ERC\_KEY\_EMPTY**

This error code is returned by [SHE](#page-6-4) if the application attempts to use a key that has not been initialized yet.

### <span id="page-41-6"></span>**4.8.6 ERC\_NO\_SECURE\_BOOT**

This error is returned by the command CMD SECURE BOOT (see Chapter [4.7.13\)](#page-36-1) when the conditions for a secure boot process are not met and the secure boot process has to be canceled. It is also returned if a function changing the boot status is called without secure booting or after finishing the secure boot process.



### <span id="page-42-0"></span>**4.8.7 ERC\_KEY\_WRITE\_PROTECTED**

This error is returned when a key update is attempted on a memory slot that has been write protected or when an attempt to active the debugger is started when a key is write-protected.

### <span id="page-42-1"></span>**4.8.8 ERC\_KEY\_UPDATE\_ERROR**

This error is returned when a key update did not succeed due to errors in verification of the messages.

### <span id="page-42-2"></span>**4.8.9 ERC\_RNG\_SEED**

The error code is returned by CMD\_RND and CMD\_DEBUG if the seed has not been initialized before.

### <span id="page-42-3"></span>**4.8.10 ERC\_NO\_DEBUGGING**

The error code is returned if internal debugging is not possible because the authentication with the challenge response protocol did not succeed.

### <span id="page-42-4"></span>**4.8.11 ERC\_BUSY**

This error code is returned whenever a function of [SHE](#page-6-4) is called while another function is still processing, i.e., when  $SREGBUSY = 1$ . It should not matter if the order of commands is correct. If CMD\_CANCEL or CMD\_GET\_STATUS is called while another function is processing they should not return ERC BUSY but be processed in parallel, as stated in Chapter [4.7.](#page-28-0)

### <span id="page-42-5"></span>**4.8.12 ERC\_MEMORY\_FAILURE**

This error code can be returned if the underlying memory technology is able to detect physical errors, e.g. flipped bits etc., during memory read or write operations to notify the application.

### <span id="page-42-6"></span>**4.8.13 ERC\_GENERAL\_ERROR**

This error code is returned if an error not covered by the error codes above is detected inside [SHE](#page-6-4).



## <span id="page-43-0"></span>**4.9 Memory update protocol**

[SHE](#page-6-4) *provides several memory slots to store keys and other required information with the possibility to change the contents whenever necessary. The memory slots are protected by different policies, depending on the use-case of the memory slot. However, when updating a memory slot a secret has to be known to authorize for changing the memory. There is a single protocol for updating all memory slots. Only a single memory slot can be updated by running the protocol at once. The protocol is described in the following subchapters.*

*The protocol consists of two parts: the memory update itself as well as a verification message which can be passed back to the issuer of the update to prove the successful update. The protocol is secured against replay attacks by including a counter value stored within* [SHE](#page-6-4)*. Furthermore it provides confidentiality, integrity and authenticity. By transferring messages back to the external party, the successful update of a memory position can be proven.*

*The number of updates for a single memory slot is only limited by the width of the counter and the physical memory write endurance.*

The protocol described in the following sections has to be implemented to update nonvolatile memory slots or the RAM\_KEY with the command CMD\_LOAD\_KEY.

The generation of the messages  $M_1$ ,  $M_2$ ,  $M_3$ ,  $M_4$ ,  $M_5$  has to be implemented for the command CMD\_EXPORT\_RAM\_KEY.

The memory update protocol is segmented into two parts, first the actual memory update to transfer a confidential and authentic key to [SHE](#page-6-4) and a second verification part to provide evidence of a successful key update to the backend.

### <span id="page-43-1"></span>**4.9.1 Description of the memory update protocol**

To update a memory slot, e.g. a key, the external entity, e.g. the backend, must have knowledge of a valid authentication secret, i.e. another key, which is identified by AuthID. See [Table](#page-0-0) [4.5](#page-0-0) for details on which authentication secret must be known to update a certain memory slot.

The backend has to derive two keys K<sub>1</sub> and K<sub>2</sub> (see Chapter [4.3.2\)](#page-12-2) from KEY<sub>AuthID</sub> with the constants KEY UPDATE ENC C or KEY UPDATE MAC C respectively. Then three messages  $M_1..M_3$  are generated.  $M_1$  is a concatenation of the UID of the addressed [SHE](#page-6-4) module, the ID of the memory slot to be updated and the AuthID.  $M<sub>2</sub>$  is the CBC-encrypted concatenation of the new counter value C<sub>TD</sub>', the according flags  $F_{ID}$ , a pattern to fill the first block with '0' bits and the new key  $K_{ID}$ '. The initialization vector for the encryption is  $IV = 0$ , the key is  $K_1$  the message is padded by concatenating a single "1"-bit followed "0"-bits on the LSB side. The flags  $F_{ID}$ ' are given as



 $F_{\text{TD}}'$  = WRITE PROTECTION | BOOT PROTECTION | DEBUGGER PROTECTION | KEY\_USAGE | WILDCARD

The last message  $M_3$  is a verification message and is calculated as a CMAC<sub>K2</sub> over the concatenation of  $M_1$  and  $M_2$ .

All three messages must be transferred to [SHE](#page-6-4).

[SHE](#page-6-4) checks the write protection of the memory slot ID and only proceeds if the write protection is not set.

If the key AuthID is empty, the key update must only work if AuthID = ID, otherwise ERC\_KEY\_EMPTY is returned.

The debugger protection and secure boot protection (see Chapter [4.4.1.3](#page-16-2) and Chapter [4.4.1.2\)](#page-16-1) have to be checked if  $ID = ID_{RAM-KEY}$ . If one of the protections is active, ERC\_KEY\_NOT\_AVAILABLE is returned. For other IDs and for all AuthIDs the check of debugger and secure boot protection is omitted.

In case of memory failures, at least AuthID,  $C_{ID}$ ,  $F_{ID}$  and  $U_{ID}$  (if not in wildcard mode) have to be readable to perform an update, otherwise ERC\_MEMORY\_FAILURE is returned.

*Note: A key update of non-volatile keys can be performed even if the security bits for failed secure boot measurement or active debugger would prevent access since the update process is authentic and confidential by itself.*

In the following [SHE](#page-6-4) also derives  $K_2$  and verifies the message M<sub>3</sub>. If the verification is successful, [SHE](#page-6-4) first checks if the supplied [UID](#page-6-13)' matches the wildcard value 0. If the  $UID'$  $UID'$  is a wildcard  $SHE$  checks if wildcards are allowed for that particular key by checking the stored flag and proceeds to read the AuthID or interrupts the protocol. If the  $UID'$  $UID'$  in  $M_1$  is no wildcard it is compared to the actual  $UID$  of  $SHE$  and the protocol only proceeds if the values match.

In the next step  $K_1$  is derived by [SHE](#page-6-4) to decrypt  $M_2$ . If the new counter value CID' from M<sub>2</sub> is bigger than the internal counter value C<sub>TD</sub>, [SHE](#page-6-4) has to proceed to store the transmitted counter value, key and flags.

*Note: A physical write operation should only be issued if the new value is different from the current value*

All intermediate values, e.g.  $K_x$  and decrypted values, may not leave  $SHE$ . The update of a certain memory slot may not affect any other key slot.

See [Figure](#page-45-0) [4.5](#page-45-0) for a flow chart of the protocol. After successful storage of all data a verification message is generated, see next chapter for details. If the protocol is used to load a RAM KEY the flags and counter value have to be set to 0 and  $SHE$  must ignore their value.





<span id="page-45-0"></span>**Figure 4.5: Memory update protocol**



### <span id="page-46-0"></span>**4.9.2 Description of the update verification message generation**

After updating a memory slot SHE has to generate a verification message which can be transferred to the backend to prove the successful update. See [Figure](#page-47-0) [4.6](#page-47-0) for a flow chart of the generation.

[SHE](#page-6-4) first derives a key  $K_3$  (see Chapter [4.3.3\)](#page-12-3) from the updated memory slot ID and KEY\_UPDATE\_ENC\_C to encrypt the stored counter value  $C_{ID}$  in [ECB](#page-6-9) mode. The counter value has to be padded with a single "1"-bit followed by "0"-bits on the LSB side.

Next a message  $M_4$  is generated by concatenating the [UID](#page-6-13), the ID of the updated memory slot, the used authentication secret AuthID and the encrypted counter value  $M_4^*$ . Before encryption, the counter value is padded by concatenating a single "1"-bit followed "0"-bits on the LSB side.

Finally M<sub>5</sub> is generated by calculating a [CMAC](#page-6-8) over the message M<sub>4</sub> with a key K<sub>4</sub> derived from the updated memory slot ID and KEY\_UPDATE\_MAC\_C.

The messages  $M_4$  and  $M_5$  are then transferred to the backend.





<span id="page-47-0"></span>**Figure 4.6: Verification message generation during memory update**



## <span id="page-48-0"></span>**4.10 Secure booting**

*The facilities of* [SHE](#page-6-4) *can be used to secure the boot process, i.e., to monitor the authenticity of the software on every boot cycle. To achieve this, a task has to be run upon reset of the CPU and before handing control over to the application. The task could be implemented as a small addition to the ROM code of the microcontroller, comparable to the "core root of trust for measurement" (CRTM) as defined by the Trusted Computing Group, see [\[9\]](#page-7-10).*

The secure boot process verifies an area of the memory against internal data of [SHE](#page-6-4) and will lock parts of **[SHE](#page-6-4)** if the verification fails. The verified part is identical to the first user instructions executed right after initialization of the microcontroller and is called "SHE Bootloader" in the following sections

*Note: The* [SHE](#page-6-4) *Bootloader can be an additional Bootloader, an existing Bootloader or a for example a data section that should be protected. However, a data section would need a jump operation to the actual application in its first memory position..*

The **[SHE](#page-6-4)** Bootloader is located at the memory position SHE\_BL\_START and has the size SHE\_BL\_SIZE. Both values are not critical for security, hence they are not stored inside of [SHE](#page-6-4). The [SHE](#page-6-4) Bootloader is not part of the internal ROM but of the user accessible memory.

The size of the Bootloader SHE\_BL\_SIZE has to be configurable by the application engineer and should not be fixed by the chip manufacturer. The value SHE\_BL\_START has to be writeable by the application engineer if the microcontroller architecture allows for different positions to boot from.

The actual storage position for these values is controlled by the manufacturer of the microcontroller and may be specific to every microcontroller. However, only the task starting the secure boot process has to deal with the values. The task has always to try to start the secure boot process and evaluate the error code by letting SHE determine if secure boot is configured.

The secure boot process should not interfere with the regular functionality of the CPU, i.e. if not explicitly activated; the CPU should perform as if  $SHE$  is not present.

To activate the secure boot feature a key has to be written into the BOOT\_MAC\_KEY key slot. Upon the next reset of the CPU [SHE](#page-6-4) will personalize itself, see Chapter [4.10.3.](#page-51-0)

*Note: Secure booting does not directly protect the application software but can prevent a malicious application from using certain keys. To protect the software as well, a dependency between the software and the keys has to be generated, e.g., by encrypting parts of the software.*

*Note: Secure booting provides a way to authorize the use of the stored keys by evaluating the integrity and authenticity of the booted configuration.*

There have to be two ways to perform the secure boot which have to be configurable by the software application engineer in a non-volatile memory area provided by the microcontroller, see Chapter [4.10.1](#page-49-0) and Chapter [4.10.2](#page-50-0) for details.



### <span id="page-49-0"></span>**4.10.1 Measurement before application start-up**

In this case, the complete secure boot process is performed before the control over the microcontroller is handed over to the application.

The secure booting must always be finished before the CPU starts the application code. If direct memory access techniques are used to implement secure booting, the CPU must wait the end of the operation before starting the application code. If the DMA transfer is canceled or interrupted by any means, [SHE](#page-6-4) has to get notified and the secure boot has to be marked as failed.

### <span id="page-49-1"></span>**4.10.1.1 Exemplary implementation: extension of the boot code**

The "boot code" means the internal ROM code of the microcontroller, executed right after reset to initialize the CPU and the peripherals before starting the user application.

The internal boot code of the microcontroller has to be extended by a small program to start the verification of a **[SHE](#page-6-4)** Bootloader.

The boot code extension has to fulfill several tasks in the following order:

- Retrieve the size [SHE](#page-6-4)\_BL\_SIZE of the SHE Bootloader
- Read the Bootloader data from the address SHE\_BL\_START to SHE\_BL\_START + [SHE](#page-6-4)\_BL\_SIZE and use CMD\_SECURE\_BOOT to send it to SHE
- Start the execution of the **[SHE](#page-6-4)** Bootloader at SHE\_BL\_STAR

The extension of the boot code must guarantee to start exactly the same code as verified before, i.e. it has to start execution at SHE\_BL\_START.

Figure [4.7](#page-50-1) should illustrate how the extension of the boot code should work. The following variables are used within the example:



*Note: The command CMD\_SECURE\_BOOT has been separated into three sub commands called INIT, UPDATE and FINALIZE. The INIT-part is used to start the function and hand over the necessary parameters. This first sub function will also check the conditions to decide if a secure boot process is performed. The second sub command*



*is used to transfer the bulk data from the CPU to* [SHE](#page-6-4) *and the third command is used to tell* [SHE](#page-6-4) *that the process is finished.*



<span id="page-50-1"></span>**Figure 4.7: Pseudo code extending the ROM code of a non-DMA microcontroller**

### <span id="page-50-0"></span>**4.10.2 Measurement during application start-up**

This option only has to be implemented on microcontrollers supporting direct memory access techniques.

In this case, the secure boot process is only initialized and started before the control over the microcontroller is handed over to the application, i.e., the direct memory access is parametrized and started. The actual measurement of the code is executed in parallel to the application start-up.

All keys protected with the secure boot flag must be deactivated upon reset and will only be activated after successful completion of CMD\_SECURE\_BOOT.

*Note: Since [SHE](#page-6-4) can only process a single operation at a given time, SHE will not be accessible for the application until the secure boot process is finished. However, the application can boot without delay and can potentially interrupt the secure boot process.*

[SHE](#page-6-4) has to stop the secure boot process and treat it as failed if the data transfer operation is canceled or manipulated by the application.

No write operations to the memory area being measured are allowed during secure boot. If the memory is written during secure boot, [SHE](#page-6-4) has to stop the secure boot process and treat it as failed. Deactivating write capabilities during secure boot is an equivalent measure.



### <span id="page-51-0"></span>**4.10.3 Autonomous bootstrap configuration of the secure boot process**

If required an automatic/autonomous learning of the individual [MAC](#page-6-7)required for the se-cure boot process can be achieved. The mechanism does not require to initialize [SHE](#page-6-4) with a pre-calculated [MAC](#page-6-7) but only with the according key. The bootstrap process is triggered on the first reset of [SHE](#page-6-4) after writing a key to BOOT\_MAC\_KEY.

The bootstrap configuration for the secure boot process is done autonomously by the following mechanism after the first reset after a key is written into the according key slot.

When [SHE](#page-6-4) detects a boot key but no stored [MAC](#page-6-7), the CPU will perform the same task as during a secured boot, i.e. it will read the program flash and pipe it to [SHE](#page-6-4) but SHE does not validate the calculated MAC but stores it to its internal memory. On the next reset the boot up will be secured by [SHE](#page-6-4).

*Note: The position and size of the Bootloader must be initialized accordingly.*

### <span id="page-51-1"></span>**4.10.4 Sanctions on fail of boot measurement**

If [SHE](#page-6-4) detects a failure during the boot process, e.g., if the calculated MAC does not match the stored MAC, the boot process is disturbed or keys are inaccessible due to memory failures (ERC\_MEMORY\_FAILURE) or debugging protected keys (ERC\_KEY\_NOT\_AVAILABLE), the following sanctions have to be imposed:

The appropriate bits in the status register are set to flag the failed boot process to the application, i.e., SREG<sub>BOOT FINISHED</sub> = 1 and SREG<sub>BOOT</sub>  $_{OK}$  = 0.

The commands CMD\_BOOT\_FAILURE and CMD\_BOOT\_OK must be locked.

All keys being marked according to Chapter [4.4.1.2](#page-16-1) must be locked.

### <span id="page-51-2"></span>**4.10.5 Optional: Enforcing authenticated software**

Note: This boot mode is not mandatory for **[SHE](#page-6-4) 1.0** compliance.

Note: In this configuration mode the CPU refuses to start any application being not authentic.

The secure boot operation is performed before starting the application (cf. Chapter [4.10.1.1\)](#page-49-1) but if the secure boot operation is not successful, it has to be restarted. Compare pseudo code in Figure [4.8](#page-52-0) to code in Figure [4.7](#page-50-1) for an example how the boot mode to enforce authenticated software can be implemented if an implementation in ROM code is chosen.

The configuration of boot modes has to be stored in an one-time-programmable area. If this optional boot mode is configured to be performed, the CPU must prevent any other boot option than configured for the secure boot, e.g., reconfiguring the boot memory



must not be possible and using boot-strap modes over communication interfaces must not be possible either.

```
// Existing CPU specific initialization instructions
BL SIZE = READ FROM MEM(@SHE BL SIZE)
IF [CMD SECURE BOOT INIT (BL SIZE) == ERC NO ERROR] THEN
    LABEL SECURE BOOT CHECK:
    FOR (i = 0, i++), i < BL SIZE)
        DATA = READ_FROM_MEM(\text{@SHE}_{BL}_{START} + i)CMD SECURE BOOT UPDATE (DATA)
    END FOR
    CMD SECURE BOOT FINALIZE()
    //enforce authenticated software upon boot
    SREG = CMD GET STATUS()IF [SREG.BOOT OK == 0 AND OFPMEM. ENFORCE AUTH BOOT == 1] THENRESET SHE ()
        GOTO SECURE BOOT CHECK
    END IF
    GOTO SHE BL START
END IF
// A jump to the regular boot position can be performed here
```
<span id="page-52-0"></span>**Figure 4.8: Pseudo ROM boot code for enforcing an authentic application**

The keys protected with the secure boot flag have to be locked if the boot measurement fails, even though the process should be restarted immediately.

*Note: To make this boot option useful, the decision if the boot measurement has to be redone should be protected against certain hardware attacks, e.g., glitching attacks. However, since this boot mode is optional no requirements regarding tamper resistance are made.*



### <span id="page-53-0"></span>**4.10.6 Optional: Flow charts**



**Figure 4.9: Flow chart of the secure boot process (without DMA)**

**AUT©SAR** 

### Specification of Secure Hardware Extensions AUTOSAR FO R24-11







## <span id="page-55-0"></span>**4.11 Failure analysis of SHE/Resetting SHE**

*Note: The internal parts of* [SHE](#page-6-4) *may only be accessible to failure analysis systems if they have been explicitly activated by* [SHE](#page-6-4)*. Prior to* analyser *activation the analysis system has to be authenticated via the* MAST ER*\_*ECU*\_*KEY *and the internal memories of* [SHE](#page-6-4) *have to be deleted. See function* CMD*\_*DEBUG *in Chapter* [4.7.19.](#page-40-0)

In this chapter the term "failure analysis system" refers to low-level systems integrated by semiconductor manufacturers to analyse breakdowns. It does not include debugging of software applications.

[SHE](#page-6-4) must be able to control the activation of internal failure analysis facilities. Regular debuggers that are available to developers (e.g. JTAG) may only cover the external interfaces of [SHE](#page-6-4).

To activate the internal failure analysis facilities, the following steps have to be executed:

- 1. Check if a write-protection bit is set, only proceed if no key is write-protected
- 2. A challenge-response protocol is used to unlock the internal failure analysis systems of [SHE](#page-6-4). The secret used in the debugging protocol is a key derived from MASTER ECU KEY with DEBUG KEY C  $3$
- 3. After successful authentication all internal memories of [SHE](#page-6-4) have to be deleted, except for SECRET\_KEY, UID and PRNG\_SEED
- 4.  $SREG_{RND}$  INIT has to be reset to '0'.
- 5. The debugging interface may be unlocked

The challenge-response protocol consists of the following steps. Prior to executing CMD\_DEBUG, the random number generator has to be initialized to allow for the challenge-response protocol.

- 1. [SHE](#page-6-4) generates a random number CHALLENGE
- 2. [SHE](#page-6-4) derives a key K<sub>DEBUG</sub> from MASTER\_ECU\_KEY and DEBUG\_KEY\_C
- 3. [SHE](#page-6-4) sends CHALLENGE to the entity A requesting debugger access
- 4. A also derives  $K_{\text{DERHIG}}$
- 5. A calculates a [MAC](#page-6-7) over [UID](#page-6-13) and CHALLENGE  $\texttt{AUTHORTZATION} = \texttt{CMAC}_{\textup{NDEBUG}}(\texttt{CHALLENGE} \;\;\;|\;\; \texttt{UID})$
- 6. A sends AUTHORIZATION to [SHE](#page-6-4)
- 7. [SHE](#page-6-4) verifies AUTHORIZATION. In case of successful verification the internal memories have to be deleted before the debugger access is activated.

<span id="page-55-1"></span><sup>&</sup>lt;sup>3</sup>See Chapter [4.12](#page-57-0) for the values of the constants



The activation must only last until the next reset, i.e. the debugger has to be reactivated on every reset.

The activation must also work if the debugging or secure boot protection flag is set for MASTER\_ECU\_KEY.



**Figure 4.11: Activation of internal debugging facilities**



## <span id="page-57-0"></span>**4.12 Constants used within SHE**

The constants are predefined to retain compatibility between different implementations of [SHE](#page-6-4). See Chapter [4.3.3.1](#page-13-0) for details on how the constants are constructed.



**Table 4.2: Constant values used within SHE**



## <span id="page-58-0"></span>**4.13 Examples and Test vectors**

To check the correct implementation of [SHE](#page-6-4), the following sub chapters contain examples for every cryptographic function and protocol of [SHE](#page-6-4). The test vectors of the referenced algorithms, i.e. [AES](#page-6-6) and [CMAC](#page-6-8), are taken from the cited specification documents and placed here for convenience.

### <span id="page-58-1"></span>**4.13.1 AES-128, ECB mode**



### <span id="page-58-2"></span>**4.13.2 AES-128, CBC mode**

### <span id="page-58-3"></span>**4.13.2.1 encryption**



![](_page_59_Picture_0.jpeg)

Specification of Secure Hardware Extensions AUTOSAR FO R24-11

 $\triangle$ 

![](_page_59_Picture_109.jpeg)

### <span id="page-59-0"></span>**4.13.2.2 decryption**

![](_page_59_Picture_110.jpeg)

#### **Block #2**

CIPHERTEXT 5086cb9b507219ee95db113a917678b2 AES INPUT 5086cb9b507219ee95db113a917678b2 AES OUTPUT d86421fb9f1a1eda505ee1375746972c PLAINTEXT ae2d8a571e03ac9c9eb76fac45af8e51

#### **Block #3**

![](_page_59_Picture_111.jpeg)

#### **Block #4**

![](_page_59_Picture_112.jpeg)

![](_page_60_Picture_0.jpeg)

Specification of Secure Hardware Extensions AUTOSAR FO R24-11

### <span id="page-60-0"></span>**4.13.2.3 CMAC**

![](_page_60_Picture_107.jpeg)

## <span id="page-60-1"></span>**4.13.2.4 Miyaguchi-Preneel compression function**

![](_page_60_Picture_108.jpeg)

## <span id="page-60-2"></span>**4.13.2.5 Key derivation**

![](_page_60_Picture_109.jpeg)

![](_page_61_Picture_0.jpeg)

**AUTGSAR** Specification of Secure Hardware Extensions AUTOSAR FO R24-11

## <span id="page-61-0"></span>**4.13.2.6 Pseudo random generation/Seed generation**

![](_page_61_Picture_74.jpeg)

### <span id="page-61-1"></span>**4.13.2.7 Calculate new seed**

![](_page_61_Picture_75.jpeg)

### <span id="page-61-2"></span>**4.13.2.8 Calculate new random value**

![](_page_61_Picture_76.jpeg)

### <span id="page-61-3"></span>**4.13.2.9 Extend seed**

![](_page_61_Picture_77.jpeg)

![](_page_62_Picture_0.jpeg)

Specification of Secure Hardware Extensions AUTOSAR FO R24-11

## <span id="page-62-0"></span>**4.13.2.10 Memory update protocol**

![](_page_62_Picture_113.jpeg)

## <span id="page-62-1"></span>**4.13.2.11 Failure analysis of SHE/Resetting SHE**

![](_page_62_Picture_114.jpeg)

![](_page_63_Picture_0.jpeg)

## <span id="page-63-0"></span>**4.14 Overview Tables**

	Write-protection	Secure boot failure	activation Debugger	Wildcard UID	Key usage	Plain key	Counter	Overall data [Bit]
MASTER_ECU_KEY	X	X	X	X			X	160
BOOT_MAC_KEY	Χ		Χ	X			X	159
BOOT_MAC	Χ		X	X			X	159
$KEY\_$	X	X	Χ	X	Χ		Χ	161
PRNG_SEED								128
RAM_KEY						X		129
PRNG_KEY								128
PRNG_STATE								128
SECRET_KEY		X( INH)	X( INH)					128
UID								120

**Table 4.3: Information to be stored with keys**

The following legend applies to the cells in Table [4.3:](#page-0-0)

<span id="page-63-1"></span>**INH** SECRET\_KEY inherits its protection flags from MASTER\_ECU\_KEY

![](_page_64_Picture_0.jpeg)

![](_page_64_Picture_285.jpeg)

**Table 4.4: Memory usage by functions (X: used by the function, o: can be modified by the function)**

The following legend applies to the cells in Table [4.4:](#page-0-0)

<span id="page-64-0"></span>**DEP** Depending on the key usage flag, see Chapter [4.4.1.5](#page-17-1)

![](_page_65_Picture_0.jpeg)

![](_page_65_Picture_122.jpeg)

**Table 4.5: Memory update policy**

![](_page_66_Picture_0.jpeg)

![](_page_66_Picture_365.jpeg)

**Table 4.6: Error codes returned by the single functions**

![](_page_67_Picture_0.jpeg)

![](_page_67_Picture_234.jpeg)

![](_page_67_Picture_235.jpeg)

The following legend applies to the cells in Table [4.7:](#page-0-0)

<span id="page-67-0"></span>**RAM** Only if  $ID = ID_{RAM\_KEY}$ , see Chapter [4.9.1](#page-43-1)

<span id="page-67-1"></span>**AUTH** Empty state is checked for AuthID, see Chapter [4.9.1](#page-43-1)

![](_page_68_Picture_0.jpeg)

Specification of Secure Hardware Extensions AUTOSAR FO R24-11

# <span id="page-68-0"></span>**A Appendix**

No content.